training main image

Training

Xilinx logo  Authorized Training Provider

 

Course Schedule
How to Register

Date Course City State Register Description
November
2017



Nov 13-15 Designing with VHDL (LANG-VHDL) Schaumburg IL Closed Description
Nov 13-17 VHDL and Advanced VHDL using the Vivado Design Suite (FPGA-VHDLADVVHDLVDS) Schaumburg IL Closed Description
Nov 13-17 VHDL and Advanced VHDL using the Vivado Design Suite (FPGA-VHDLADVVHDLVDS) Online ONLINE Register Description
Nov 13-15 Designing with VHDL (LANG-VHDL) Online ONLINE Register Description
Nov 16-17 Advanced VHDL (LANG-ADV-VHDL) Schaumburg IL Closed Description
Nov 16-17 Advanced VHDL (LANG-ADV-VHDL) Online ONLINE Register Description
Nov 20-21 Embedded Systems Software Design (EMBD-SW) Orono (Minneapolis) MN Register Description
Nov 20-21 Designing with Xilinx Serial Transceivers (CONN-TRX) Orono (Minneapolis) MN Register Description
Nov 22 Advanced Features and Techniques of Embedded Systems Software Design (EMBD-ADVSW) Orono (Minneapolis) MN Register Description
Nov 23 Holiday (ENJOY-IT) Minneapolis MN Closed Description
Nov 30-Dec 1 Designing with the UltraScale and UltraScale+ Architectures (FPGA-US) Orono (Minneapolis) MN Register Description
December
2017



Dec 4-6 STA, XDC, and Advanced Tools and Techniques of Vivado Design Suite-custom (FPGA-STAXDCADV) Orono (Minneapolis) MN Register Description
Dec 4-5 C-based Design: High-Level Synthesis with the Vivado HLS Tool (DSP-HLS) Schaumburg IL Register Description
Dec 4-6 Xilinx HLS and SDSoC (EMBD-HLSSDSoC ) Schaumburg IL Register Description
Dec 6 Embedded C/C++ SDSoC Development Environment and Methodology (EMBD-SDSOC) Schaumburg IL Register Description
Dec 11-12 Zynq UltraScale+ MPSoC for the System Architect (EMBD-ZUPSA) Orono (Minneapolis) MN Register Description
Dec 11-12 Embedded Systems Software Design (EMBD-SW) Orono (Minneapolis) MN Register Description
Dec 11-13 Designing with VHDL (LANG-VHDL) Online ONLINE Register Description
Dec 13 Advanced Features and Techniques of Embedded Systems Software Design (EMBD-ADVSW) Orono (Minneapolis) MN Register Description
Dec 14-15 Essential DSP Implementation Techniques (DSP-20000) Orono (Minneapolis) MN Full Description
Dec 14-15 Designing FPGAs Using the Vivado Design Suite 1 (FPGA-VDES1) Orono (Minneapolis) MN Full Description
Dec 18-20 Designing with Verilog (LANG-VERILOG) Overland Park KS Register Description
Dec 18-22 Designing with Verilog and SystemVerilog (LANG-VSV) Overland Park KS Register Description
Dec 21-22 Designing with SystemVerilog (LANG-SV-DES) Overland Park KS Register Description
Dec 21-22 Designing FPGAs Using the Vivado Design Suite 4 (FPGA-VDES4) Overland Park KS Register Description
Dec 25 Holiday (ENJOY-IT) Minneapolis MN Closed Description
Dec 26 Essentials of Microprocessors (EMBD-uPS) Orono (Minneapolis) MN Register Description
Dec 26 Essentials of Microprocessors (EMBD-uPS) Online ONLINE Register Description
Dec 27-28 Designing with Xilinx Serial Transceivers (CONN-TRX) Orono (Minneapolis) MN Full Description
Dec 27-29 STA, XDC, and Advanced Tools and Techniques of Vivado Design Suite-custom (FPGA-STAXDCADV) Overland Park KS Register Description
January
2018



Jan 8-12 VHDL and Advanced VHDL using the Vivado Design Suite (FPGA-VHDLADVVHDLVDS) Schaumburg IL Register Description
Jan 15-16 Designing FPGAs Using the Vivado Design Suite 1 (FPGA-VDES1) Schaumburg IL Register Description
Jan 17 Essentials of Microprocessors (EMBD-uPS) Schaumburg IL Register Description
Jan 18-19 Designing FPGAs Using the Vivado Design Suite 2 (FPGA-VDES2) Schaumburg IL Register Description
Jan 22-23 Designing FPGAs Using the Vivado Design Suite 3 (FPGA-VDES3) Schaumburg IL Register Description
Jan 25-26 Designing FPGAs Using the Vivado Design Suite 4 (FPGA-VDES4) Schaumburg IL Register Description
Jan 25-26 Xilinx Partial Reconfiguration Tools and Techniques (FPGA-PR) Schaumburg IL Register Description
Jan 29-31 Xilinx HLS and SDSoC (EMBD-HLSSDSoC ) Orono (Minneapolis) MN Register Description
Jan 29-30 C-based Design: High-Level Synthesis with the Vivado HLS Tool (DSP-HLS) Orono (Minneapolis) MN Register Description
Jan 31 Embedded C/C++ SDSoC Development Environment and Methodology (EMBD-SDSOC) Orono (Minneapolis) MN Register Description
February
2018



Feb 1-2 Zynq UltraScale+ MPSoC for the System Architect (EMBD-ZUPSA) Orono (Minneapolis) MN Register Description
Feb 5-6 Designing FPGAs Using the Vivado Design Suite 1 (FPGA-VDES1) Orono (Minneapolis) MN Register Description
Feb 5-7 Zynq SoC Master Training for Experienced FPGA Designers (EMBD-33040) Orono (Minneapolis) MN Register Description
Feb 5-7 Zynq SoC Master Training for Experienced FPGA Designers (EMBD-33040) Online ONLINE Register Description
Feb 8-9 Designing FPGAs Using the Vivado Design Suite 2 (FPGA-VDES2) Orono (Minneapolis) MN Register Description
Feb 12-13 Designing FPGAs Using the Vivado Design Suite 3 (FPGA-VDES3) Orono (Minneapolis) MN Register Description
Feb 12-13 Designing FPGAs Using the Vivado Design Suite 3 (FPGA-VDES3) Orono (Minneapolis) MN Register Description
Feb 14-15 Xilinx Partial Reconfiguration Tools and Techniques (FPGA-PR) Orono (Minneapolis) MN Register Description
Feb 15-16 Xilinx Partial Reconfiguration Tools and Techniques (FPGA-PR) Orono (Minneapolis) MN Register Description
Feb 15-16 Designing FPGAs Using the Vivado Design Suite 4 (FPGA-VDES4) Orono (Minneapolis) MN Register Description
Feb 19-20 DSP Design Using System Generator (DSP-SYSGEN) Orono (Minneapolis) MN Register Description
Feb 21-22 Designing with Xilinx Serial Transceivers (CONN-TRX) Orono (Minneapolis) MN Register Description
March
2018



Mar 5-6 Zynq UltraScale+ MPSoC for the System Architect (EMBD-ZUPSA) Orono (Minneapolis) MN Register Description
Mar 14-15 C-based Design: High-Level Synthesis with the Vivado HLS Tool (DSP-HLS) Schaumburg IL Register Description

How to Register

You may register online, by clicking on the "register" link next to the course, then filling out either the individual or group registration forms. You may also register by Phone or Email.  NPE accepts MasterCard, VISA, AMEX, Xilinx Training Credits or Corporate Purchase Orders. If you select a credit card, after filling out the registration form, you will be taken to our secure credit card payment page. Please select the class and the number of students to add to the cart before checking out. (Go to schedule)

Standard Course Pricing


Custom/Condensed Course Pricing


Student Cancellation Policy


NPE Course Cancellation Policy